Abstract-Fast and accurate interconnect parasitic parameter extraction has become increasingly critical for verification and analysis in VLSI today. In this paper, a fast hierarchical extraction approach based on Boundary Element Method (BEM) is presented for 3-D parasitic capacitance computation. Hierarchical partition of the 3-D field creates many parts which are called 3-D BEM blocks. After combining all the 3-D BEM blocks, the capacitance matrix for a given set of nets can be computed by applying the boundary conditions. Numerical results shows that this method performs many times faster than the 3-D field solver, with equal accuracy.
I. INTRODUCTION
With advancing IC technology, feature size has decreased very quickly. The clock frequency is the key determinant of performance for most IC. The interconnect is a dominant factor in system delay and signal integrity [6] . For timing verification, parasitic parameter extraction is the most critical step, which is needed to be fast and accurate enough in full chip verification.
Currently, none of the full chip extraction tools can guarantee high accuracy. They use the 2-D or quasi-3D model to compute the capacitance based on the geometrical characteristics of the interconnects [3] [5] [7] . These methods are fast but inaccurate, especially for the coupling capacitance as the interconnect structures become more and more complex.
The field solver with numerical methods can guarantee high accuracy whatever the complexity of the interconnect. But they are slow. Many acceleration methods have been published these years [2] [12] [13] . However, almost all kinds of field solvers use the flat extraction method. Hierarchical methods have been widely used in VLSI design, such as the hierarchical placement and route, etc. But in parasitic parameter extraction, almost all of the tools invoke the flat extraction methods. That is because the parasitic parameters are always relative to the environment of the interconnects [4] . The advantage of the hierarchical method can't be used in the extraction.
[SI[ 1 11 presented one hierarchical extraction method in 2-D cross section using the macromodel in the extraction of the in- terconnect capacitance. This proved that it is feasible to use hierarchical methods in parameter extraction. However, [ 81 and [l I] only compute the capacitance of the 2-D cross section. Such a method cannot guarantee high accuracy of computation for 3-D interconnect structures which are more complex than 2-D cross sections.
In this paper, a hierarchical extraction method for 3-D interconnect capacitance, called BBE, is presented. In the BBE method, the 3-D structure is partitioned into several blocks that are called 3-D BEM blocks when using Boundary Element Method (BEM) . When solving the Laplace equation in the 3-D BEM block, the Boundary Capacitance Matrix (BCM), which is a new concept presented in this paper, is computed instead of the Real Capacitance Matrix (RCM) because there is not enough boundary conditions to get the RCM in the BEM block. Every 3-D BEM block can be combined with its adjacent one to form the BCM of a bigger field. After combination of all the BEM blocks, the BCM can be tumed into the final capacitance matrix after applying all the boundary conditions.
Such an method based on 3-D BEM block is a hierarchical approach, which can be used for the large size computation easily.
The rest of this paper is organized as follows. In section 2, the 3-D capacitance extraction is introduced briefly. In section 3, the Boundary Capacitance Matrix is introduced together with the Real Capacitance Matrix. In section 4, one hierarchical method using 3-D BEM block is presented to compute the capacitance of the real layout. Some numerical results are listed with some discussions in section 5 . Finally the conclusion is given.
INTRODUCTION OF 3-D CAPACITANCE EXTRACTION
The parasitic capacitance extraction can be tumed into solving the Laplace equation with mixed boundary conditions. In 3-D domain Q = U Q k , ( k = 1 , . . . ,M), the electrical potential distribution is governed by the Laplace equations with three types of boundary conditions, which are the Dirichlet Boundary condition (DBC on rU), Neumann Boundary condition M (NBC on r,) and Interface Boundary condition (IBC on r,).
Usually, the coupling capacitance Cij between conductor i and j is:
where V,i is the voltage between conductor j and i, and Qi is the induced charge of conductor i which can be obtained from:
where Ti is the surface of conductor i, E is the dielectric's permittivity, &/an is the normal intensity of electrical field which can be obtained by solve the Laplace equation Eq.( 1 ) .
BOUNDARY CAPACITANCE MATRIX (BCM) AND REAL CAPAC~TANCE MATRIX (RCM)
Usually there is coupling capacitance between each two conductors. So there is one capacitance matrix with size n x n among n conductors. This matrix is called "Real Capacitance Matrix(RCM)" in this paper. One new concept called "Boundary Capacitance Matrix(BCM)" is presented here in the hierarchical computation of 3-D capacitance using BEM.
A. Introduction of Boundary Capacitance Matrix(BCM)
Using BEM, the Laplace Equation Eq.( 1) can be transferred into the Direct Boundary Integration Equation(DBIE) [ I ] To solve the Eq.(4), the boundary aQ,+(k = I , . . . , M ) should be divided into boundary elements. If the element interpolation function is constant, the Eq.(4) can be written by:
where, rj is the j t h boundary element on dQk. U; and q$ is the potential and the flux on Tk After computation of the integration in Eq. (5), it can be wntten as:
J. Eq.(6) can be written in the the matrix form as follows:
If the matrix G is nonsingular, let
This matrix C contains all the boundary elements on three kinds of boundary: Tu , r, and rl in Eq.(l). Those variables on the boundary rf can be eliminated using the IBC. So the matrix C can be transferred into matrix C, which only contains the elements on boundary Tu and T,.
Such a matrix C,,, is called the Boundary Capacitance Matrix(BCM) of the field R. Then according to Eq. (7), the following formula is obtained:
where U,,, is the potential vector of those elements on Tu and r,, and Qm is the flux vector on them.
B. Computation ofBCM

B.l
In the 3-D field with single dielectric, there are only two kinds of boundaries: DBC and NBC. The matrix C in Eq. (8) 2,the following formula is obtained:
CZinr,iner C2inr,im u2int Q2int
On the interface of two dielectrics, the boundary condition IBC should be satisfied, which means:
We multiply both side of Eq.(lO) by €1, and multiply both side of Eq. ( 11) Therefore, if the BCM of the whole field can be computed, the RCM will be obtained easily using the boundary condition NBC. In the next part, one hierarchical capacitance extraction approach is presented based on it. 
Iv. HIERARCHICAL COMPUTATION APPROACH
C. From BCM to RCM
Currently, the 3-D interconnect structure is usually generated by the 2-D geometries from the layout and the design process technology[ 141. 2-D geometries include the information process technology is used to describe the cross-section structure, such as the thickness of the interconnect, the thickness of the oxide, etc. The 3-D interconnect structure can be generated with the geometry and process technology as shown in Fig.2 .
In the field with multi dielectrics, the BCM can be Obtained of interconnect, such as the shape, the layer number, etc. The
The BCM obtained by BEM is satisfied as follows:
where the subscript d denotes the nodes with DBC, and (17) In Eq.( l7), we get:
Currently, almost all the interconnect structure is the layer structure. The whole 3-D field can be divided into several parts in the high direction according to the process technology. For each layer, all the 2-D interconnect geometries can be divided into m x n blocks, as shown in Fig.3 .
Next, it will be presented on how to combine the BCM of two adjacent 3-D BEM blocks. Fig. 3 . Partition of the 2-D interconnect geometry in one layer
C. Combination of3-D BEM blocks
The geometries of interconnect are clipped by all the blocks. For each block, one 3-D structure can be generated according to the corresponding process technology of the layer. Such a 3-D structure forms one 3-D BEM block. After the partition of the 2-D interconnect geometries of all the layers, the 3-D BEM blocks are generated.
B. Organization of the Partition
In order to get a convenient and effective partition, the hierarchical binary tree is invoked to make the organization as shown in Fig.4 . One hierarchical binary tree can be built for the partition. If we use the full binary tree, the original region should be divided into 2" parts, where the n is the depth of the tree. Each leaf of the tree stands for one block of the original region.
Thus, each leaf can build one 3-D BEM block with the process technology. Using BEM, the BCM of each BEM blocks can be computed. Then the BCM of each non-leaf node of the tree is the combination of the BCM of its two children node. Finally, the BCM of the root node is obtained, the whole computation is completed. This proceed can be easily implemented using the Postorder Traversal of the binary tree.
Let's consider one field R which is partitioned into only two BEM blocks R1 and R2 as shown in Fig.5 . When combining two BEM blocks, the boundary condition IBC should be satisfied on the interface of two BEM blocks. In our partition, we have an assumption first: Two sides of the interface always have the same physical property. That means the permittivities of two sides of the interface are always same. This assumption can be guaranteed easily in the partition.
The BCM of the two 3-D BEM blocks is supposed to be Cml and Cm2. The subscript i denotes those nodes in the interface which should satisfy the boundary condition IBC, and d denotes those with boundary condition DBC, and n denotes those with boundary condition NBC. The BCM Cm 1 satisfies follows:
where the subscript dd means the interaction of the elements with the boundary condition DBC and DBC. And the subscript dn, di, etc, has the similar meaning. The BCM Cm2 satisfies the following:
According to the boundary condition IBC and our assumption, the following should be satisfied:
The Eq.(26) is just the BCM of the combination with BEM block Cm 1 and Cm2. In this section, the BBE method is used to analyze one simple 3-D structures first whose results are compared with those in [9] and [IO] . Then, 89 3-D cases cut from the real layout are used to depict the performance of BBE method, whose computational results are compared with the 3-D field solver software "RAPHAEL".
A. One Simple 3 -0 structures
The structure is shown in Fig.7 . The size of every straight line is 1 x 1 x 13, the gap between conductor 3 and 4, as well as conductor 5 and 6 , is 3 . The distance between the straight line and the border is 4. The size of the cross section of every bend is 1 x 1, other geometric parameters of the bends are shown in Fig.8 . Counted from the bottom, the thickness of every (Bd) Fig. 11, a=b=13 , S1=3.5, S2=3 dielectric layer is 1, 1, 2, 1, I, 1 and 1. All length parameters above are in unit of mm. The relative permittivity of every layer is 2,3,3, 4,4, 5 and 5. We have calculated the capacitance matrix by BBE method, and the corresponding results of SpiceLink and ODDM are provided by [lo] . Only CI 1 , C22, C44, c 6 6 are listed in Table I .
The discrepancy among the results obtained with three methods is within 2%. In the BBE method, 8 x 8 partition is applied.
In Sun Unltra-Sparc 20, the CPU time and memory size used by these methods are shown in Table I . BBE method is about 300 times faster than SpiceLink, and about 30 times faster than ODDM. The memory used by BBE is similar than that used by ODDM, which is much smaller than that used by SpiceLink. Table. 11. The computation time is of extraction about 15 nets together in average. The numerical results show that BBE is much faster than the normal field solvers. And its accuracy are as high as the field solver. Therefore, it can be used well in full-chip extraction with field solution accuracy. The numberical results show that it is very suitable to use the hierarchical method in the fast RC extraction with high accuracy in large scale design. Furthermore, it is possible to take the Reuse technology while using BEM blocks in the hierarchical approach, which is possible to make full-chip extraction.
